Vivekananda College of Engineering & Technology, Puttur

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to VTU, Belagavi & Approved by AICTE New Delhi

CRM08	Rev 1.10	ECE	04.02.2021
-------	----------	-----	------------

CONTINUOUS INTERNAL EVALUATION- 3

Dept:	EC	Sem: 3EC A & B	Course: Computer Organization	Course Code: 18EC35		
			and Architecture			
Date:	17.02.2021	Time: 9:30-11.00am	Max Marks: 50	Elective: N		
Note:	Note: Answer any 2 full questions, choosing one full question from each part.					

_

PART A 1 a Briefly explain different types of non-volatile memory 8 L2 b With a neat diagram explain virtual memory organization 8 L2 c Draw and explain three bus organization of CPU 9 L2 OR 2 a Describe the working principle of magnetic disk 8 L2 b With diagram explain the memory hierarchy system 8 L2 c Describe the sequence of control signals to be generated to fetch an 9 L2 instruction from memory in a single bus organization PART B 3 a With neat diagram explain the concept of cache memory 8 L2 c Write down the control sequence for execution of instruction 9 L2 c Write down the control sequence for execution of instruction 9 L2 ADD (R3), R1 OR	CO4 CO5 CO4 CO4						
b With a neat diagram explain virtual memory organization c Draw and explain three bus organization of CPU 9 L2 OR 2 a Describe the working principle of magnetic disk 8 L2 b With diagram explain the memory hierarchy system 8 L2 c Describe the sequence of control signals to be generated to fetch an 9 L2 instruction from memory in a single bus organization PART B 3 a With neat diagram explain the concept of cache memory 8 L2 b Discuss the organization of hardwired control unit 8 L2 c Write down the control sequence for execution of instruction 9 L2 ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	CO4 CO5						
c Draw and explain three bus organization of CPU OR 2 a Describe the working principle of magnetic disk b With diagram explain the memory hierarchy system c Describe the sequence of control signals to be generated to fetch an instruction from memory in a single bus organization PART B 3 a With neat diagram explain the concept of cache memory b Discuss the organization of hardwired control unit c Write down the control sequence for execution of instruction ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	CO5						
OR 2 a Describe the working principle of magnetic disk b With diagram explain the memory hierarchy system c Describe the sequence of control signals to be generated to fetch an instruction from memory in a single bus organization PART B 3 a With neat diagram explain the concept of cache memory b Discuss the organization of hardwired control unit c Write down the control sequence for execution of instruction ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	CO4						
2 a Describe the working principle of magnetic disk b With diagram explain the memory hierarchy system c Describe the sequence of control signals to be generated to fetch an instruction from memory in a single bus organization PART B 3 a With neat diagram explain the concept of cache memory b Discuss the organization of hardwired control unit c Write down the control sequence for execution of instruction ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit							
b With diagram explain the memory hierarchy system c Describe the sequence of control signals to be generated to fetch an instruction from memory in a single bus organization PART B 3 a With neat diagram explain the concept of cache memory b Discuss the organization of hardwired control unit c Write down the control sequence for execution of instruction ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit							
c Describe the sequence of control signals to be generated to fetch an instruction from memory in a single bus organization PART B 3 a With neat diagram explain the concept of cache memory 8 L2 b Discuss the organization of hardwired control unit 8 L2 c Write down the control sequence for execution of instruction 9 L2 ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	CO4						
instruction from memory in a single bus organization PART B 3 a With neat diagram explain the concept of cache memory 8 L2 b Discuss the organization of hardwired control unit 8 L2 c Write down the control sequence for execution of instruction 9 L2 ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	CO4						
PART B 3 a With neat diagram explain the concept of cache memory 8 L2 b Discuss the organization of hardwired control unit 8 L2 c Write down the control sequence for execution of instruction 9 L2 ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	CO5						
3 a With neat diagram explain the concept of cache memory b Discuss the organization of hardwired control unit c Write down the control sequence for execution of instruction ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit							
b Discuss the organization of hardwired control unit c Write down the control sequence for execution of instruction ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	PART B						
C Write down the control sequence for execution of instruction ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	CO4						
ADD (R3), R1 OR 4 a Write a note on: i) Cache Hit	CO5						
OR 4 a Write a note on: i) Cache Hit	CO5						
4 a Write a note on: i) Cache Hit							
i) Cache Hit	OR						
	CO4						
ii) Cache miss							
iii) Floppy Disk							
iv) Operating System							
b With example explain single bus organization 8 L2	CO5						
c What is micro-instruction? With diagram explain basic organization of 9 L2	CO5						
micro-programmed control unit	005						